4-Input Decimal Adder Using 90 nm CMOS Technology
نویسندگان
چکیده
منابع مشابه
Synthesis in 90-nm CMOS
We propose and demonstrate a 20-ps time-to-digital converter (TDC) realized in 90-nm digital CMOS. It is used as a phase/frequency detector and charge pump replacement in an all-digital phase-locked loop for a fully-compliant Global System for Mobile Communications (GSM) transceiver. The TDC core is based on a pseudodifferential digital architecture that makes it insensitive to nMOS and pMOS tr...
متن کاملDesign of a CMOS Differential Operational Transresistance Amplifier in 90 nm CMOS Technology
Abstract—In this paper, a CMOS differential operational transresistance amplifier (OTRA) is presented. The amplifier is designed and implemented in a standard umc90-nm CMOS technology. The differential OTRA provides wider bandwidth at high gain. It also shows much better rise and fall time and exhibits a very good input current dynamic range of 50 to 50 μA. The OTRA can be used in many analog V...
متن کاملComparative Analysis of Low Power 1-Bit CMOS Full Adder at 45 nm Technology
Design and simulation of conventional CMOS full adder using 45nm technology at specified node has been presented here. This research work shows comparison about post layout simulations of designed low power CMOS full adder. It also explains about performance analysis of optimized low power CMOS full adder at different loads. This design has achieved 63. 11nW active power consumption with propag...
متن کاملUltrafast CMOS inverter with 4.7 ps gate delay fabricated on 90 nm SOI technology - Electronics Letters
Introduction: The increase of transistor speed in CMOS technologies has been reached mainly by scaling the gate length of the MOS transistors. For the most advanced technologies, gate lengths down to 40 nm with an ft of 243 GHz [1] have been reported. This allows performances comparable to expensive III-V technologies based on GaAs or InP and in addition the potential for very large scale integ...
متن کاملDesign of 33-40GHz Low Power VCO in 90-nm CMOS Technology
-This paper presents the IC design of a low power, wide tuning range and low phase noise voltage-controlled oscillator (VCO) in a standard 90-nm CMOS technology. The newly proposed current-reuse cross-connected pair is utilized as a negative conductance generator to compensate the energy loss of the resonator. The supply current is reduced by half compared to that of the conventional LC-VCO. An...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IOSR Journal of Engineering
سال: 2013
ISSN: 2278-8719,2250-3021
DOI: 10.9790/3021-3544850